The_Necromancer1
Daemon Poster
- Messages
- 1,209
Re: AMD ZEN'S HYPERQUIZ! (Week3)
MSN SUX's Google Pwns all man
Lord Kalthorn said:
MSN SUX's Google Pwns all man
AMD ZEN'S HYPERQUIZ! (Week3) VOTING OVER!!!!
- Thread starter DarkBlade1
- Start date
- Status
DarkBlade1
BSOD
- Messages
- 3,355
Re: AMD ZEN'S HYPERQUIZ! (Week3)
VOTING IS OVER!!! AND THE CORRECT ANSWER IS............!!!
L1 A= Instruction Sets, L1 B= Data Bank Cache
Now for a little explanation as to why this correct (just for you my dear Lord K..
AMD Processors rely on their FULLY INTEGRATED instruction commands from SSE, SSE2, MMX, 3DMax!, and 3DMax! + to be readily available. Therefore, they are but into the first 64KB block of L1 Cache to be accessed at enormous speeds by the AMD processor. The second cache (which is where many people got confused) is for processor command data storage. The L1 Cache acts as the processors psyche, allowing it to see into the future by up to 10 million commands on AMD and 1.2Million on Pentium4's (30 million on the Penitum Ms!) The L1 Cache is purely internal. If you didn't understand my hint, that basically means that the ENTIRE L1 cache is inside the the chip, next to the die of the processor. That means that is does NOT associate with ANY external force in the PC, but rather only the string threads that the processor has to push out. In fact, the L1 Cache allows for the GFlops to be pushed otu correctly from the center die core of the CPU, and in effect allows for a pathway for the binary string threads to flow freely from the L1 Cache to the L2 Cache or directly to the Memory.
VOTING IS OVER!!! AND THE CORRECT ANSWER IS............!!!
L1 A= Instruction Sets, L1 B= Data Bank Cache
Now for a little explanation as to why this correct (just for you my dear Lord K..
AMD Processors rely on their FULLY INTEGRATED instruction commands from SSE, SSE2, MMX, 3DMax!, and 3DMax! + to be readily available. Therefore, they are but into the first 64KB block of L1 Cache to be accessed at enormous speeds by the AMD processor. The second cache (which is where many people got confused) is for processor command data storage. The L1 Cache acts as the processors psyche, allowing it to see into the future by up to 10 million commands on AMD and 1.2Million on Pentium4's (30 million on the Penitum Ms!) The L1 Cache is purely internal. If you didn't understand my hint, that basically means that the ENTIRE L1 cache is inside the the chip, next to the die of the processor. That means that is does NOT associate with ANY external force in the PC, but rather only the string threads that the processor has to push out. In fact, the L1 Cache allows for the GFlops to be pushed otu correctly from the center die core of the CPU, and in effect allows for a pathway for the binary string threads to flow freely from the L1 Cache to the L2 Cache or directly to the Memory.
Lord Kalthorn
Guru
- Messages
- 13,293
- Location
- Britain
The difference between Prime Instructions and Instruction Sets, and RAM Data Caching and Data Bank Cache is? 
DarkBlade1
BSOD
- Messages
- 3,355
ERg.... Did I just not explain that....
Instruction sets= MMX, SSE, SSE2, 3DMax!, etc.
Prime Instructions= Binary Threading commands using Prime Number sets to encode Binary.
RAM Data Caching= L2 Caches job, it stores information is strings that memory needs readily available and can send the to CPU at many different intervals.
Data Bank Cache= Processor OWN cache, where RAM has NO EFFECT.
Nextime, read my post all the way through Lord K, instead of making me repeat myself. Face it, you were wrong. Maybe next week, you will be right.
Instruction sets= MMX, SSE, SSE2, 3DMax!, etc.
Prime Instructions= Binary Threading commands using Prime Number sets to encode Binary.
RAM Data Caching= L2 Caches job, it stores information is strings that memory needs readily available and can send the to CPU at many different intervals.
Data Bank Cache= Processor OWN cache, where RAM has NO EFFECT.
Nextime, read my post all the way through Lord K, instead of making me repeat myself. Face it, you were wrong. Maybe next week, you will be right.
Lord Kalthorn
Guru
- Messages
- 13,293
- Location
- Britain
Well that's not L1 Cache information is it? That's L1 Cache on an AMD Processor information.
The L1 Cache eventually Caches RAM Data And whether its in the Processor or not, its still Randomly Accessed - and a Form of Memory.
What you're saying is that the Synax of the answer was misinterpreted, not that we were wrong
The L1 Cache eventually Caches RAM Data
And whether its in the Processor or not, its still Randomly Accessed - and a Form of Memory.What you're saying is that the Synax of the answer was misinterpreted, not that we were wrong
DarkBlade1
BSOD
- Messages
- 3,355
Ram Has Nothing To Do With The L1 Cache!!!!!!!! Nothing!!! It Is Totally Internal To The Processor!! If Ram Had Anything To Do With The L1, You Could Kiss Your Pc Goodbye!!!
The_Necromancer1
Daemon Poster
- Messages
- 1,209
YeaHG, Who was right, Me that right now i am
3 for 3 heheheh
hay, w is lk only a guru, was he not just a moD???
3 for 3 heheheh
hay, w is lk only a guru, was he not just a moD???
DarkBlade1
BSOD
- Messages
- 3,355
You were actually wrong Necro, it was the answer that only 9 people got, the one below your choice...... SRY BUD. It was a trick question.
The_Necromancer1
Daemon Poster
- Messages
- 1,209
Ok thenm I am 2 for 3 dqamnit, Well Amd ZEn you have cought me in a lie, I am ashamed.
:sound of knife coming out of its sheath, sound of Scrotum hiting the floor: ouch. no worrys they grow back.
I am ashamed. :sound of knife coming out of its sheath, sound of Scrotum hiting the floor: ouch.
no worrys they grow back.DarkBlade1
BSOD
- Messages
- 3,355
Lmao!!!
- Status
